1.
Jurgo M. All digital phase-locked loop. MLA [Internet]. 2013May24 [cited 2022Dec.3];5(2):128-32. Available from: https://journals.vilniustech.lt/index.php/MLA/article/view/3819