J. Charlamov, “PLL design and investigation in CMOS”, MLA, vol. 2, no. 1, pp. 54–58, Feb. 2010, doi: 10.3846/mla.2010.012.