M. Jurgo, “All digital phase-locked loop”, MLA, vol. 5, no. 2, pp. 128–132, May 2013, doi: 10.3846/mla.2013.24.