A. Vasjanov and V. Barzdėnas, “Design of a 65 nm CMOS comparator with hysteresis”, MLA, vol. 6, no. 2, pp. 202–205, Apr. 2014, doi: 10.3846/mla.2014.30.