(1)
Jurgo, M. All Digital Phase-Locked Loop. MLA 2013, 5, 128-132.